Results found for: structured ASIC
Printer Print This Page
techweb
structured ASIC
techweb
A type of application specific IC (ASIC) chip that contains blocks of logic, called "tiles" or "modules," that have their transistors already wired together forming gates along with some combination of multiplexors, flip/flops, look up tables and the like. Some vendors also include blocks of RAM. Unlike a standard cell, which requires all the masking stages in the transistors and metalization layers to be fabricated, structured ASICs require only one or two masks to tie the tiles together. In one design, only the vias need to be made conductive in order to complete the chip. See ASIC and via.



Search For structured ASIC On ChannelWeb

Find the latest news and information on structured ASIC from across the Channelweb Network of IT Web sites.


techweb
temrs similiar to your header
Entries before structured ASIC
techweb
techweb strong password
techweb strong typing
techweb StrongARM
techweb structure mining
techweb structured analysis
techweb Entries after structured ASIC
techweb
techweb structured data
techweb structured design
techweb structured programming
techweb structured query language
techweb Structured Storage
techweb
define another it term
techweb

Or get a random definition
techweb
copyright THIS COPYRIGHTED DEFINITION IS FOR PERSONAL USE ONLY.
All other reproduction is strictly prohibited without permission from the publisher.

Copyright (©) 1981-2005 The Computer Language Company
Inc All rights reserved.








CHANNEL SERVICES >>